Recenze SystemVerilog Assertions and Functional Coverage

SystemVerilog Assertions and Functional Coverage

SystemVerilog Assertions and Functional Coverage

3 610 Kč
Zobrazit knihu
This book offers a hands-on, application-oriented guide to the language and methodology of SystemVerilog Assertions and SystemVerilog Functional Coverage. Includes easy-to-understand examples, simulation logs and applications derived from real-world projects. číst celé 

Recenze

0
Ověřené recenze jsou tak výslovně označené, ostatní jsou neověřené.
Nejsou zde žádné recenze. Buďte první a napište svoji!